This Page Is Inserted by IFW Operations and is not a part of the Official Record

BEST AVAILABLE IMAGES


Defective images within this document are accurate representations of the original documents submitted by the applicant.


Defects in the images may include (but are not limited to):


- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS


IMAGES ARE BEST AVAILABLE COPY.


As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.































1


















Fig. 6C

Prior Art Fig. 7A N well Psub γ_j Psub












Fig. 8A









Fig. 8B





































































Fig 14A



下, 9, 14 岛

F19. 141 C







Fig. IHE




F. 9 14D






下9,14万

.




895


Fig. 146




500 7 25 N W.S Fox

Fig. 14 I.








200 PWS

F. 9. 14.KM







Fig. 15A



Fig, 15B

Psub PW 12 2

Fig. 15C





Fig. 151







Fig. 16.8









Fig. 16D




PW12 NW12 12 A SWY


Fig. (6F








 \geq



































F19. 18A





F19.18B




F19 18C









220












Fig. 20B


402

350 Substrate First Pad Oxide Layer Fig 21



90% -404 Psubstrate 350 Locos - Nitrine Mask and Etch 5V PNP 306 High Fr Layout F19. 22B 5V NPN 305 704





Symmetrical 12 V CMOS

608 SOMU 121

12V NM0S 310

HOH Psubstrate 350 LOCOS - Nitride Mask and Etch Fig. 22 E

).

352 hoh Psubstrate LOCOS - Field Osidation Fig. 23A HOH 352

5V PM0S 301

51 NMOS 302

High Fr Layout 5V NON 305

5 V PNP 306

2000s - Field Oxidation

F19. 23B

Conventional Layout

SV NPN

SVPNP

355 F substrate 350 HOH HOH 355

LOCOS- Field Oxidation

Fig 23C

. 352 350 Latern/ Trench DMOS substrate HON . 352 301 7 **** 27 *** 352 hoh

LOCOS - Field Cridation

Fig. 23D

ale. SOWN 121 Symmetrica (12V CMOS 404 " substrate Locos - Field Oxidation F19. 23E 352 12 r PMOS 309 404

352 Psubstrafe 350 408 Second and Oxide Layer Frg. 24A 408 355

5V PM0S 301

5V NM0S 302


356 Substrate 350 308 AND 75 80 h High Fr Layout 80h SV NPN 305 352 355

Second Pad Oxide Layer

F19. 24B

Substrate 350 SV PNP 80h Second And Oxide Layer Layout Fig. 24C Conventional , 7 80H. 5V NPN 355

30V Lateral Trench DMOS 308




Second Pad Oride Layer

Chz big

12V PMOS 309 12V CMOS 710


Psubstrate 350 .408 352 Soh

Second Pad Oxide layer




Trench Hard Mask

30V Lateral Trench DMOS 308




Sacrificial Oxide

30 V Lateral Trench DMOS 308



Trench Gate Oxide


30 V Lateral Trench DMOS 308




Polysilicon - First Layer

•

30V Lateral Trench DMOS 308




30V Lateral Trench DMOS 308




.

- 30V Lateral Trench DMOS 308




Second Polysilien Etchback - First Layer Fig. 310

30V Lateral Trench DMOS 308




308 30V Lateral Trench DMOS





Interlayer Dielettric


»·-


30 V Lateral Trench DMOS 308


















30 V Lateral Trench DMOS 308


N Drist Implant - First Staye

F19, 360


30 V Lateral Trench DMOS 308





N Drist Impart - Second Stage Frg. 37 D




Ì.









F12 408





30V Lateral Trench DMBS 308




5V NWell Implant - First Stage












5V N Well Implant - Second Stage


30V Lateral Trench DMOS 308




5V NWell Implant - Second Stage Fig. 41D









5V NWEll Implant - Third Stage



30V Lateral Trench DMOS 308





Third Stage 5V N Well Implant - 1




P substrate 350 5V PNP 306 386B 390 B High Fr Layout 826 SV NPN 305' 340 B 438


12V P Well Implant - First Staye Fig. 43B






P Substrate 350 12V P Well Implant - Second Stane 5V PNP 306 E1 38 E 340B High Fr Layout 438 5V NPN 305 390 A 438






5V NM0S 302

5V PM0S 301



High Fy Layout

5V PNP 706




5V P Well Implant - First Stage

Conventional Layout


NAN VZ


5V PNP




5V P Well Implant - First Stage

% SOMN 12/ Symmetrical 12V CMOS 12V PMOS 309 12V





High Fr Layout




SVP Well Implant - Second Stage

5V PNP 306 390 B 386 B Conventional Layout 140 5V NPN 305 466 390 A 3780


5V P Well Implant - Second Staye

Psubstrate 350

F19. 46C



30V Lateral Trench DMOS 308



5V NM0S 302 10E SOMO 301

l substrate 350 3300 444 372A First Planar Sate Oxide hhh 35414

12V NM0S 310 Symmetrical 12V CMOS 12V PMOS 309 12V

372F Psubstrate 350 390C 386 D hhh 372F. *ት*## 380 B

First Planar Gate Oxide

Threshold Adjust Implant - First Stage Psubstrate 350 944 3406 372 A 9/14 354 A


5V NMOS 302

5V PM0S 301


/2V NM0S 3/0 Symmetrical 12V CMOS 12V PM0S 309

372F Psubstrate 350 390C 244 386D 9h h 380 B

Threshold Adjust Implant - First Stage




12V NM0S 310 Symmetrical 12V CMOS 12V PMOS 309 12V NM




Threshold Adjust Implant - Second Staye

5V PM0S 301

5V NM0S 302



12V NM0S 310 Symmetrical 12V CMOS 12V PMOS 309 12V



Second Planar Gate Oxide


19 5/K

P substrate 350 3906 372A 354A H2H


5V PM0S 30/

51 NMOS 302


301 Lateral Trench DMOS 308




Symmetrical 12V CMOS 12VPMOS 309 12V NMOS 310



Polysilicon - Third Layer



30V Lateral Trench DMOS 308





372F Symmetrical 12V CMOS 12V PMOS 309 12V NMOS 310 358F 386 D 358E .456 380 B


Planar Gate Formation

P'substrate 350

340C









N-Base Mask and Implant Fig. 54C

Psubstrate 350 30V Lateral Trench DMB 308 450 470E 393A 454 456


N-Base Mask and Implant FIPD 54D




30V Lateral Trench DMOS 308




30V Lateral Trench DMOS 308




Pbody Mask and Implant - Second Stage





12V N-LDD Implant Fig 58 E




5V PNP 306 P substrate 350 394 3908 3868 766 High F Layout 5V NPN 305 766 390A 3720 3626

5V P-LDD Implant

466 Psubstrate 350 SV PNP 344 3908 3868 5V P-LOD Implant 99/1 5V NPN 390A 3720 797

Conventional Layout

304 Lateral Trench DMOS 308




P substrate 350 5V NM0S 302 893 3768 340 G 376A 372A 358B 5V PM0S 301 354A 3584 894

5V N-LDD Implant


High Fr Layout

5V NPN 305

5V PNP 306



5V N-LUD Implant Fig 60 B



5V N-LOD Implant

30V Lateral Trench DMOS 308






Fig. 60D



30V Lateral Trench DMOS 308




Side Wall Spacers Fig 610

12× NMOS 310 Symmetrical 12V CMPS 12V PMOS 309


3725 (Substrate 350 358.F 474 390C 288 D 325F1 358E 474 × 380B

Sidewall Spacers





P substrate 350 364F 3646 5V PNP 306 38% 390 B 386 B 914 High Fy Layout P+ Implant Flg. 62B 5V NPN 305 476 3904 3726 3646

P substrate 350 394 5 PNP 380 8 386 B Conventional Layout Pt Implant Fig 62C 92 h 5V NPN 390A 3720 924



Pt Implant Fig. 620







High Fr Layout

5V NPN 305

5V PNP 306



Nt Implant Flg. 638




Nt Implant Fig. 63C


478 P substrate 350 30V Lateral Trench DMOS 308 3785 3781 3914 3785 393A (379I 395A 847


Nt Implant Fig 630


12V NM0S 3/0 Symmetrica (12V CMOS 12V PMOS 309 12



N+ Implant Fig 63E











304 Lateral Trench DMOS 308 P substrate 350 480 787 391.8 393A 3854 787 480


Interlayer Dielectric Deposition and F19. 640













N-pluy Maskana Implant




5V NMOS 302 5V PM0S 30/



High F Layout

SOE NON 15


5V PNP 306




P-plug Implant


180 P substrate 350 SV PNP 394 390 8 386 13 Conventional Layout 180 SVNPN 390A 372C 180

30VLatera (Trench DMOS 308




P-plug Implant Fig. 66D Symmetrical 12V cmos 12V PMOS 309 12V NMOS 310






Metal Layer Fig 67A High F Layout




Metal Layer Fig. 67B

Conventional Layout




Metal Layer Fig. 67C

30V Lateral Trench DMOS 308



Metal Layer



Metal Layer

Fig. 17V




Fig. 17W





Fig. 17x

Fig. 174






Fig. 172





Fig. 17 AA



733 e 731

750a 7336

7336

7336

7336

7336

7336

7336

7336

Psubitite

730 -

Fig. 17 BB

750a - 7506

Psubitet Cisi
7306

Psubitet T300

Psubitet T300

Fig. 17cc

